🎒 NammaProjects

Latest engineering & master's projects — with source code, deployment guide, PPT and full training support.

← NammaProjects home

VLSI Projects

Topics:AI/ML1164Data/BigData855Web/App661Power/Energy395IoT/Embedded306Cloud/DevOps292Cybersecurity259Management Analytics216CAD/CAE180Structures159Robotics153VLSI136BIM/Smart City119FinTech105
Price:Any priceUnder ₹5,000₹5,000 – ₹15,000Above ₹15,000

136 projects · Page 5 of 6

MTechMasters

Approximate Computing Arithmetic Units — UVM Verification and Detailing

Carry out the analysis and design of the approximate computing arithmetic units with UVM Verification and a complete design report. You will learn benchmark design, statistical significance testing and experimental desig…

₹25,999
MTechMasters

Design of Cache Coherence Controller with Formal Checks

Complete the design of the cache coherence controller with formal Checks, full calculations and detailed drawings. You will learn baseline comparison, reproducible experiment design and research methodology.…

₹27,999
MTechMajor/Final-Year

Analysis and Design of RISC-V Core for Embedded Controllers with Low-Power Techniques

Complete the design of the RISC-V core for embedded controllers with low-power Techniques, full calculations and detailed drawings. You will learn reproducible experiment design, statistical significance testing and tech…

₹12,999
MTechMasters

Design of Secure Boot Controller with High-Throughput Design

Complete the design of the secure boot controller with high-throughput Design, full calculations and detailed drawings. You will learn reproducible experiment design, technical paper writing and error analysis.…

₹19,999
MTechMajor/Final-Year

Cache Coherence Controller — Design and Configurable Parameters

Complete the design of the cache coherence controller with configurable Parameters, full calculations and detailed drawings. You will learn experimental design, literature review methods and ablation studies.…

₹11,999
MTechMajor/Final-Year

Analysis and Design of Hardware Accelerator for Image Filters with Low-Power Techniques

Complete the design of the hardware accelerator for image filters with low-power Techniques, full calculations and detailed drawings. You will learn statistical significance testing, ablation studies and error analysis.…

₹9,999
MTechMajor/Final-Year

Sensor Hub Interface Bridge — AXI Interface and Detailing

Carry out the analysis and design of the sensor hub interface bridge with AXI Interface and a complete design report. You will learn baseline comparison, error analysis and experimental design.…

₹14,999
MTechMajor/Final-Year

Network-on-Chip Router — Design and AXI Interface

Complete the design of the network-on-chip router with AXI Interface, full calculations and detailed drawings. You will learn technical paper writing, error analysis and ablation studies.…

₹10,999
MTechMajor/Final-Year

Design of Secure Boot Controller with UVM Verification

Carry out the analysis and design of the secure boot controller with UVM Verification and a complete design report. You will learn experimental design, ablation studies and benchmark design.…

₹13,999
MTechMajor/Final-Year

Analysis and Design of Cache Coherence Controller with UVM Verification

Carry out the analysis and design of the cache coherence controller with UVM Verification and a complete design report. You will learn literature review methods, statistical significance testing and research methodology.…

₹9,999
MTechMajor/Final-Year

Sensor Hub Interface Bridge — Design and Low-Power Techniques

Carry out the analysis and design of the sensor hub interface bridge with low-power Techniques and a complete design report. You will learn research methodology, statistical significance testing and literature review met…

₹12,999
MTechMajor/Final-Year

Hardware Accelerator for Image Filters — Formal Checks and Detailing

Complete the design of the hardware accelerator for image filters with formal Checks, full calculations and detailed drawings. You will learn technical paper writing, reproducible experiment design and error analysis.…

₹10,999
ECEMajor/Final-Year

RISC-V RV32I Processor Core Design and FPGA Implementation

Design a working RISC-V core, verify it against reference traces and run it on FPGA. You will learn processor architecture, RTL design and verification discipline.…

₹14,999
ECEMajor/Final-Year

AXI4-Lite Peripheral Design with UVM Verification

Build a bus peripheral and a reusable UVM environment that verifies it thoroughly. You will learn bus protocols, UVM methodology and coverage-driven verification.…

₹13,999
ECEMajor/Final-Year

Low-Power FFT Processor for Audio Applications in Verilog

Build an FFT engine sized for real-time audio with measured resource and power budgets. You will learn DSP architecture, fixed-point trade-offs and pipelining.…

₹12,999
ECEMajor/Final-Year

Design of a 16-Bit Booth Multiplier with Pipelining

Build a pipelined Booth multiplier and compare area, speed and power against baselines. You will learn arithmetic design, pipelining and PPA analysis.…

₹11,999
ECEMajor/Final-Year

I2S Audio Interface Controller with FIFO Buffering

Build an audio interface that streams samples reliably across clock domains. You will learn interface protocols, CDC design and buffer management.…

₹11,999
ECEMajor/Final-Year

SDRAM Memory Controller with Refresh Management

Build a controller that handles SDRAM commands, refresh and burst access correctly. You will learn memory protocols, timing closure and controller state machines.…

₹12,999
ECEMajor/Final-Year

CRC and Hamming Error-Correction Hardware Accelerators

Build hardware that detects and corrects errors in data streams at line rate. You will learn coding theory in hardware, accelerator design and verification.…

₹11,999
ECEMajor/Final-Year

AES-128 Encryption Core in Verilog with Self-Checking Testbench

Build an AES core and prove it against standard test vectors. You will learn cryptographic hardware design, pipelining choices and KAT verification.…

₹12,999
ECEMajor/Final-Year

VGA and HDMI Display Controller RTL Design

Build a display controller that generates timings and streams pixels from a frame buffer. You will learn video timing, memory bandwidth and RTL integration.…

₹11,999
ECEMajor/Final-Year

Asynchronous FIFO Design with Gray Code Synchronisation

Build a dual-clock FIFO and verify synchronisation correctness rigorously. You will learn clock domain crossing, Gray coding and metastability thinking.…

₹11,999
ECEMajor/Final-Year

SPI Flash Controller with Execute-in-Place Support

Build a flash controller that lets a small CPU execute code directly from SPI flash. You will learn serial protocols, XIP architecture and controller verification.…

₹11,999
ECEMajor/Final-Year

Digital PLL Behavioural Modelling and Lock Analysis

Model a PLL's behaviour and study lock time and jitter under parameter changes. You will learn mixed-signal modelling, control loops and simulation practice.…

₹11,999
← PrevNext →